




ELSEVIER

Contents lists available at ScienceDirect

## Microprocessors and Microsystems

journal homepage: [www.elsevier.com/locate/micpro](http://www.elsevier.com/locate/micpro)

## EQUITAS: A tool-chain for functional safety and reliability improvement in automotive systems

Réda Nouacer<sup>a,\*</sup>, Manel Djemal<sup>b</sup>, Smail Niar<sup>b</sup>, Gilles Mouchard<sup>a</sup>, Nicolas Rapin<sup>a</sup>, Jean-Pierre Gallois<sup>a</sup>, Philippe Fiani<sup>c</sup>, François Chastrette<sup>d</sup>, Arnault Lapitre<sup>a</sup>, Toni Adriano<sup>d</sup>, Bryan Mac-Eachen<sup>e</sup>

<sup>a</sup>CEA, LIST, Software Reliability and Security Laboratory, P.C. 174, Gif-sur-Yvette, 91191, France

<sup>b</sup>LAMIH, University of Valenciennes and Hainaut-Cambrésis, 59300 Valenciennes, France

<sup>c</sup>Sherpa Engineering, 12 avenue de Verdun, F-92250 La Garenne-Colombes, France

<sup>d</sup>ALL4TEC - Immeuble Odysée - Bât E - 2-12 rue du Chemin des Femmes, 91300 MASSY, France

<sup>e</sup>Continental Automotive France SAS, Division I B&S, PG3 CFT, 1 Avenue Paul Ourliac, 31036 Toulouse, France

## ARTICLE INFO

## Article history:

Received 8 January 2016

Revised 22 July 2016

Accepted 29 July 2016

Available online xxx

## Keywords:

Testing

Verification

Embedded systems

Automotive

Virtual platform

Fault injection

## ABSTRACT

To support advanced features such as hybrid engine control, intelligent energy management, and advanced driver assistance systems, automotive embedded systems must use advanced technologies. As a result, systems are becoming distributed and include dozens of Electronic Control Units (ECU). On the one hand, this tendency raises the issue of robustness and reliability, due to the increase in the error ratio with the integration level and the clock frequency. On the other hand, due to a lack of automation, software Validation and Verification (V&V) tends to swallow up 40% to 50% of the total development cost. The “Enhanced Quality Using Intensive Test Analysis on Simulators” (EQUITAS<sup>1</sup>) project aims (1) to improve reliability and functional safety and (2) to limit the impact of software V&V on embedded systems costs and time-to-market. These two achievements are obtained by (1) developing a continuous tool-chain to automate the V&V process, (2) improving the relevance of the test campaigns by detecting redundant tests using equivalence classes, (3) providing assistance for hardware failure effect analysis (FMEA) and finally (4) assessing the tool-chain under the ISO 26262 requirements.

© 2016 Elsevier B.V. All rights reserved.

### 1. Introduction

In the past, safety and security were mainly critical in a few industrial fields, such as military, nuclear, health, avionics domains. However, as embedded systems are now present in a large number of devices, there is an increasing demand for safety and security. Recently, ISO 26262 [16] introduced stricter safety requirements in the automotive field.

It is largely accepted that the architecture of embedded systems is becoming more and more complex, both at the hardware and at

the software level. Thanks to steady progress in the field of microelectronics (Fig. 1), embedded system engineers are now able to integrate more system functions on powerful System-on-Chips (SoCs). The automotive industry also benefits from these advances in microelectronics and engineers are now able to integrate advanced vehicle functions on high performance ECUs. Due to the increase in the error rate with the degree of integration, the clock frequency and the functioning conditions (temperature, magnetic fields, etc.), the issues of robustness and reliability become crucial in the design phase.

In conventional design tools, the hardware (HW) and software (SW) of automotive embedded systems is developed in parallel and the integration of the two parts is performed very late in the design process. In this phase, many errors can be detected, such as misunderstanding of the specifications (API, data formats...), missing real-time constraints, and bad resource sharing such as bad sizing, bad scheduling, de-synchronization, etc. Thus, the final integration of HW and SW, which consists in incorporating the application, the operating system and the device drivers, is a tremendous task requiring a time-consuming and complex debugging process.

\* Corresponding author.

E-mail addresses: [reda.nouacer@cea.fr](mailto:reda.nouacer@cea.fr) (R. Nouacer), [manel\\_djemal@yahoo.fr](mailto:manel_djemal@yahoo.fr) (M. Djemal), [smail.niar@univ-valenciennes.fr](mailto:smail.niar@univ-valenciennes.fr) (S. Niar), [gilles.mouchard@cea.fr](mailto:gilles.mouchard@cea.fr) (G. Mouchard), [nicolas.rapin@cea.fr](mailto:nicolas.rapin@cea.fr) (N. Rapin), [jean-pierre.gallois@cea.fr](mailto:jean-pierre.gallois@cea.fr) (J.-P. Gallois), [p.fiani@sherpa-eng.com](mailto:p.fiani@sherpa-eng.com) (P. Fiani), [francois.chastrette@all4tec.net](mailto:francois.chastrette@all4tec.net) (F. Chastrette), [arnault.lapitre@cea.fr](mailto:arnault.lapitre@cea.fr) (A. Lapitre), [toni.adriano@all4tec.net](mailto:toni.adriano@all4tec.net) (T. Adriano), [Bryan.MacEachen@continental-corporation.com](mailto:Bryan.MacEachen@continental-corporation.com) (B. Mac-Eachen).

<sup>1</sup> This work was financially supported by Bpifrance AAP FUI16 project EQUITAS and the General Counsel of Essonne (Conseil Général de l'Essonne-France). It is supported by competitiveness clusters System@tic, iTrans and ID4CAR

<http://dx.doi.org/10.1016/j.micpro.2016.07.020>

0141-9331/© 2016 Elsevier B.V. All rights reserved.




Fig. 1. CMOS technology trend for automotive applications [1].

Indeed, fixing system anomalies at this point of the design induces high costs and delays.

Automotive embedded SW results from the assembly of heterogeneous software components that are not necessarily available simultaneously. These components are designed in different design environments such as Simulink, XML, manual coding, StateMate using various tools from different providers. This makes the validation of the system complicated. In the last few years, code generators have been more and more used in embedded system design. But still many components of the software stack are hand coded based on specifications. This is mostly the case for low-level software such as operating system routines, low-level drivers and optimized code. Moreover, the testing process is prone to human errors. Application developers not only write the test sets, but also execute them, analyze the results and write the test report.

The quality and efficiency of the development tools directly impact software development productivity. For critical applications such as automotive systems, this software development productivity remains relatively low. Only 0.5 to 5 LoC (Line-of-Code) are produced per hour. The main reasons for this low productivity are the complexity and the limited automation of the V&V tasks, making the design cost higher and higher. Due to the complex HW/SW integration and the new certification rules [2], V&V takes about 40% to 50% of the total development effort.

For many years, it has been accepted that most software bugs are discovered in the final phase of the design cycle due to bad choices in the first phases of the project. Many defects discovered during the verification and validation phases, can be attributed to inadequate specification or to design choices which do not conform to the specification. Such defects could have been detected earlier in the design phase, if appropriate models and tools were used. It is essential to reinforce the usual development process with a solid systemic approach enabling early validation of soundness, adequacy and consistency of the specified elements at the system level. This approach cannot be considered unless the verification/validation tools have been used upstream.

The remainder of the paper is organized as follows. Sections 2 and 3 describe the project objectives and the technological bricks used to build the EQUITAS toolchain and the related work in the respective fields. Sections 4 and 5 describe the technical challenges and the EQUITAS tool chain. Sections 6, 7 and 8 focus on the technical achievements of the project. Finally, Sections 9 and 10 describe the case study and conclusion.




Fig. 2. The EQUITAS work flow.

## 2. Project objectives and expected results

A practical solution to the problems mentioned above requires automating not only the simulation runs, but also the test case generation. This would enable better test coverage, simulation results analysis and diagnosis, and exchanges between all these processes. Moreover, a fully representative virtual validation environment is needed. Virtual platforms, including both ECUs and physical environment models, are required. These platforms must include mechanisms for easy input injection, namely nominal inputs, and faults, as well as extended means for systematic observation. Indeed, not being dependent on physical hardware simplifies the deployment of the verification/validation environment. This independence produces fewer logistical problems and eliminates physical/electrical constraints.

The EQUITAS (stands for *Enhanced Quality Using Intensive Test Analysis on Simulators*) project aims to limit the impact of software V&V on the cost and time-to-market of embedded systems while improving reliability and functional safety.

The EQUITAS project includes the following activities:

- Development of a continuous tool-chain (cf. Fig. 2) to automate the verification and validation process of whole embedded software stacks in the context of automotive electronic systems: test generators, simulation scheduler, automotive simulators, trace analyzer, analysis of compliance with the requirements.
- Improvement of the relevance of the test campaigns by detecting the redundant tests, using equivalence classes.
- Providing assistance for the hardware failure effect analysis (FMEA) by introducing a hardware fault model, during simulation.
- Assessment of the tool chain using real automotive use cases to extract a comprehensive validation methodology using virtual platforms.
- Assessment of the tool-chain under the ISO 26262 requirements.

## 3. State of the art

### 3.1. Methodology

One of the major strengths of the EQUITAS tool chain is that it uses the same tests and validation technologies throughout the

different phases of design flow. Another advantage is that EQUITAS enables re-use of validation artifacts, generated for the model level, to validate the next phases until the final embedded system implementation. This represents a real break with tools such as those offered by Mathworks around Simulink that treat only the monitoring and control software, without taking into account the constraints of the target execution platform.

### 3.2. Automatic test generation

Regarding critical software V&V techniques, there are two main approaches:

- The first approach, based on evidence, is limited in the case of very complex systems (explosion of proof algorithms) or has an inappropriate formal expression as it uses, for instance, low level layers;
- The second approach, based on simulation, aims to limit the number of test cases to be generated and to cover all possible cases.

Currently, there are attempts to solve these problems by trying to create tool chains based on software bricks such as Matlab/Simulink and/or StateMate and/or SCADE + DesignVerifier and/or Prover and/or MaTeLo and/or Teststand, etc. However, currently there is no integrated solution that addresses all the issues raised by EQUITAS, which offers a solution based on the coupling of the DIVERSITY [9] and MaTeLo [18] tools.

DIVERSITY is a model analysis tool based primarily on symbolic execution and originally intended for calculating symbolic execution paths (which are equivalence classes of test cases) of the analyzed models [10], in particular to detect inconsistencies in the models but also to generate test cases [11]. It is used in the project to detect redundancies in sets of numerical tests produced by MaTeLo.

### 3.3. Analysis and verification of compliance with the requirements

Simulation, either numerical or symbolic, is the most commonly used way to get a quick feedback on a model or a code, to ensure that it produces what is expected. However, when systems and their associated requirements grow in complexity, it becomes difficult to determine whether a simulation or execution satisfied a requirement. This is especially true when the requirements take the form of patterns with timing properties. Conventional investigative tools, debuggers and simulators, are insufficient for the analysis of complex properties including timed ones. Thus, simulation cannot be a panacea unless it is completed by automatic ways to analyze such properties. ARTiMon is a technology that meets this need. It offers a textual language for the expression of functional requirements with many operators involving time. It then can compile these requirements to synthesize automatic observers, who have the ability to automatically analyze executions/simulations, including on-line, i.e. while they are being executed.

Academically, ARTiMon belongs to the field of synthesis of observers from temporal logic expressions. The closest work is that of Nickovic and Maler from Verimag. In their publications [12,13], it appears that in some aspects the logic treated (offline) by their tool, AMT, is less expressive than that proposed by ARTiMon. Furthermore, ARTiMon guarantees that the generated observers maintain a bounded memory, which enables the analysis of arbitrarily long simulations. The technology of [12,13] is ambiguous on this point, the publications mention only memory saving principles, without ensuring that memory growth is limited.




Fig. 3. Reasons for delays in project schedule.

### 3.4. Virtual platform

As illustrated in Fig. 3, the use of virtual platforms (VP) in both hardware and software development [6–8] helps to master the complexity of applications and meet production deadlines. The use of VPs allows parallelization of HW-SW development, anticipation of integration and, particularly, the detection and continuous identification of inconsistencies and specification errors.

Semiconductor manufacturers, such as Freescale, Intel, Texas Instruments and ARM, provide tools, such as CodeWarrior, WindRiver, DS5, etc., to exploit their system-on-chips or boards. Usually, a chain of tools includes development tools, for simulation and debugging that enables the development targeting their hardware components. However, these proprietary tools offer little interfacing capabilities with external tools. For example, most of the time, the instrumentation of embedded software requires a modification of the application in order to inject test cases or hardware faults and to observe the behavior and to verify requirements. The manufacturers' simulators often include too few, if any, simulated devices. The extension of these simulators, such as adding specific devices, is almost impossible and this impacts the representativeness of the simulation. In fact, there is no alternative to the development on the physical board. As a result, embedded systems integrators have difficulty integrating these multiple tools into their own design flow.

The third-party solutions, such as those proposed by Synopsys VDK and WindRiver have more interfaces. However, the costs of licensing and maintenance are high. Moreover, their parts catalogs are limited and the cost of on-request development is high.

UNISIM-VP [5] is an open-source (BSD licensing) simulation environment that is positioned in the field of hardware/software co-design and test/analysis of embedded systems. UNISIM-VP provides full system structural computer architecture simulators of electronic boards and System-on-Chip (SoC) using a processor instruction set interpreter. The whole software stack, consisting of the user programs, the operating system and its hardware drivers, is executed directly on the simulator.

The virtual platforms are modular because they are component-based software. Hardware components, written in the SystemC language [3], model the real target hardware components, such as CPU, memories, Input/Output, busses and specialized hard-

ware blocks. Hardware components communicate with each other through SystemC TLM-2 [4] sockets that act like the pins of the real hardware. The service components are not directly related to pure computer architecture simulation. They allow initializing and driving of simulation. Services range from debuggers, loaders, monitors and host hardware abstraction layer to make the simulator source code cross-platform.

### 3.5. Hardware faults and VP

Much work has been done on embedded system reliability in the last few years. Nevertheless, the embedded system designer needs tools that allow, on the one hand, to simulate the operation of the system in different operating conditions in order to correctly configure its architecture and, on the other hand, to study the impact of hardware faults on the behavior of the applications. In this project, we focus on transient faults, also called, Single Event Upset (SEU). According to several studies, these faults are more difficult to predict than permanent faults, which are detectable during the production phase [19]. Transient faults can appear in all units of the system and have several origins: the system operating environment, such as temperature or humidity, level of the supply voltage, vibration and electromagnetic waves.

In most of the existing solutions [15,14], a voting mechanism and redundant resources are used to deal with this kind of faults. Other solutions use error correcting codes (ECC). Experiments have shown that the cost in additional circuitry or additional execution time and energy consumption, of such solutions, can be very high. This has the effect of increasing the price and/or the electrical power consumption of the system. Moreover, the solutions proposed so far do not take into account the impact of the fault on the application behavior. In EQUITAS, the purpose is to study the impact of SEUs on the application behavior and their relationship with the V&V process.

### 3.6. Embedded software platform

The Automotive ECUs are provided with generic embedded software platforms that are based on the AUTOSAR standard [17]. AUTOSAR (AUTomotive Open System ARchitecture) is the automotive open software architecture standard. The first implementations of the AUTOSAR standard have shown the need to significantly improve the integration phases of the architectural components, by a tool support of design, integration, development and validation phases. ISO 26262 [16] is an emerging standard for safety systems in road vehicles. ISO 26262:2011 defines a framework and an application mode. The activities, the methods to be used and the expected output data are also defined. The implementation of this standard will ensure the functional safety of electrical/electronic systems in motor vehicles. ISO 26262 is an adaptation of standard IEC 61508, taking into account the specificities of the automotive industry [16].

## 4. Technical challenges

The EQUITAS project presents two challenges. On the one hand, it incorporates test case generation tools, namely MaTeLo and DIVERSITY, which are based on two different theoretical approaches: stochastic and symbolic execution. On the other hand, EQUITAS aims to enhance the simulation environment, namely UNISIM-VP with fault injection capabilities in hardware components, and to interface it to tools for the automatic generation of test cases (DIVERSITY and MaTeLo) and the compliance analysis tool (ARTiMon). The implementation of a continuous tool chain from existing software components is a complicated and delicate task in general and




Fig. 4. EQUITAS tool chain.

particularly when the components are not designed from the beginning to work together.

Thus, the task of integrating the EQUITAS continuous tool chain requires:

- Design and development of bridges between tools
- Adaptation of tools for data exchange and synchronization between communicating tools
- Development of additional software components to achieve the expected features of the tool chain.

The inclusion of hardware faults in the early stages of an embedded system design process aims to increase significantly system robustness and reliability. This objective is confronted with several challenges, the main ones are:

- Identify relevant hardware faults and their associated representative models,
- Be able to trigger hardware faults during operation of the embedded system and representative test cases,
- Extend the UNISIM-VP simulation environment for modeling hardware faults in different units (processors, SRAM, bus, I/O interface, etc.) of the simulator, despite their heterogeneity.

In the field of automatic test generation, there is no integrated solution that provides the flexibility of stochastic tests (with very low computation time), and the accuracy of formal tests (but time and memory consuming). The implementation of this integrated solution is the main challenge here, i.e. to use DIVERSITY to analyze tests generated by MaTeLo, with acceptable performance.

## 5. EQUITAS tool chain

The implementation of the EQUITAS tool chain, presented in Fig. 4, requires many technical achievements (adapters and extensions):

- Achievement of a test-generation tool which merges techniques used in DIVERSITY and MaTeLo tools. MaTeLo is based on the test campaign model and automatically generates the most likely test cases for use over a long duration. These tests are analyzed by DIVERSITY, which uses symbolic execution applied to a formal model of the system, to remove any duplicates generated by MaTeLo. Duplicates are tests that belong to the same symbolic execution path.



- Interfacing ARTiMon and PhiSim which are respectively the monitoring tool and the physical environment simulator [20]. This link allows validation of the embedded system model at MIL level (“Model In the Loop”). The results of this step are used as an oracle for the following phases of the design flow, i.e. SIL (“Software In the Loop”), PIL (“Processor In the Loop”), and HIL (“Hardware In the Loop”). ARTiMon is wrapped into a ‘MATLAB/Simulink® S-Function’ and connected to the model. In order to feed the ARTiMon S-function, we added a multiplexer as an input of the ARTiMon S-function. The inputs of this multiplexer are links from variables playing a role in the monitored properties. A clock is added as an input such that the whole has the structure of a state vector with a time stamp. Thus, during the simulation, ARTiMon is fed with a flow of time-stamped states that build a trace which is analyzed on-the-fly.
- Extending the UNISIM-VP simulation environment so that it can be used to study the embedded system reliability. This extension focuses on the modeling of hardware faults (transient and permanent) in different simulated units (processors, SRAM, bus, I/O interface, etc.).
- Interfacing PhiSim to UNISIM-VP (hardware target simulator, i.e. ECU). This interface enables simulation of the automatic control loop (closed-loop).
- Interfacing the ARTiMon tool and UNISIM-VP. This interface enables the automatic analysis of test results to verify the non-functional properties (compliance analysis). This enables the automation and parallel execution of several test campaigns and analysis on the fly.
- Automating the execution of the test set on the UNISIM-VP simulator. This extension of the simulation environment allows the execution of test cases involving specific observable points. In addition, it enables parallel execution of several test cases on a distributed system.

## 6. Automatic test generation

The MaTeLo model is similar to a Markov chain, where the transition from one state to another is dependent on the current state and the probability associated with a transition. The generation of test cases in MaTeLo is performed through the exploration of the model using the probability of transition. The paths resulting from this exploration, are test cases.

A large number of tests, that is needed to reach a high level of reliability, can be generated very quickly by MaTeLo (Monte Carlo method). A greater part of these tests may be redundant if the model uses realistic probabilities (easily up 90% of redundancies).

The DIVERSITY tool generates a tree whose paths corresponds to the sequences of actions of the model (corresponding to the behavior of the system), by symbolic execution techniques. This tool has two main functions:

- 1 Model debugging. By analyzing the symbolic execution tree, the tool can detect over or under-specification, as well as problems such as deadlocks [9,10].
- 2 Automatic test generation based on the coverage of paths which exhibit all the behaviors of the system [11].

The path-coverage criteria realized with symbolic execution in DIVERSITY are used for the detection of duplicates across tests generated by the stochastic approach of MaTeLo. Indeed, when performing symbolic execution on a path, the result is a symbolic path, that is to say a succession of states labeled by symbolic variables. The variables being defined by parametric expressions (e.g. a variable  $V$  can be expressed with two parameters  $x$  and  $y$ , which gives  $V = x + y$ ) and a path condition is the conjunction of the guards of the actions that were performed in the current path




Fig. 5. Test case symbolic paths.

(in the example it can be  $x > 0$  and  $y > = 1$ ). They therefore define a set of potential numerical values (in our example we can deduce that  $V$  is defined in the area]  $1, +\infty$  []). The different numerical values of the system input parameters that calculate the same symbolic path can be considered duplicates, since they allow to exhibit the same action sequences (in the example: all values of  $x$  such that  $x > 0$ , and  $y$  such that  $y > = 1$ ).

DIVERSITY and MaTeLo models, viewed as black boxes, are equivalent. But as the models used by the two tools are different, it is necessary to have two corresponding models. For that, a model of the system which is a high-level description of the system is constructed from the specifications: this model must be executed by DIVERSITY and therefore it must be written or translated in the input-language of DIVERSITY. Then the input values generated by MaTeLo corresponding to the paths calculated during its stochastic process are applied on the DIVERSITY model and DIVERSITY classifies these paths with the symbolic equivalence criteria described above. Finally, we keep one representative per equivalence class.

This process is performed by the following steps:

- (1) Initial step:  
The first symbolic path is computed to cover the first test case
- (2) Inductive step:  
For a new test case to cover, there are 3 possibilities
  - (a) this test is included in an existing symbolic path
  - (b) this test case is partially covered: DIVERSITY computes a new symbolic path as an extension of the partial path which covered a part of this test case
  - (c) this test case is not covered at all, DIVERSITY computes a new symbolic path for this entire coverage

This process is illustrated in Fig. 5, where the redundant test cases would be: 9, 3, 4, 5, 7, and 6.

The project industrial partners (i.e. Continental and Sherpa-Engineering) consider that two test cases which activate the same functions are equivalent. This induces a natural order relation which means for example that  $CdT6 < CdT2$  shown in Fig. 5. All the generated tests without duplicates have the same coverage during the test campaign as would be obtained if duplicates were present. This test strategy reduces the duration of the test campaign to guarantee at least equal operational reliability of the software.